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ABSTRACT 
This paper describes a new low power l l l y  differential second- 
order continuous-time low pass filter for use at video frequencies. 
The filter uses a single active device in combination with 
MOSFET resistors and grounded capacitors to achieve very low 
power consumption, small chip area and large dynamic range. The 
ideal integrator is realised using an internally compensated op- 
amp consisting of only current mirrors and voltage buffers, whilst 
the lossy integrator is implemented by a single passive RC circuit. 
The filter has been simulated using a CMOS process. Results 
show that with a single 5V power supply, cut-off frequency can be 
tuned from 3.5MHz to SMHz, dynamic range is better than 67dB, 
and power consumption is less than 1.7mW. 
1. INTRODUCTION 
In recent years continuous-time filters have played an increasingly 
important role in low power high frequency signal processing 
applications. Analogue filters often have much lower power 
consumption and require less chip area than a digital filter with the 
same characteristics. One approach to analogue filter design which 
is particularly well established is the MOSFET-C filters [I, 21. 
MOSFET-C filters generally use op-amps embedded in RC 
circuits. This limits the high frequency performance of the circuit 
to at best 1/10 of the bandwidth of the op-amp. Recent attempts to 
overcome this problem include the use of a BiCMOS process to 
produce an op-amp with a very large bandwidth [3], and use of 
alternative active elements such as a current conveyor [4]. So far 
in most continuous-time filter designs, multiple active devices 
have been used. This has limited the performance of power 
consumption and chip size and may not be suitable for application 
in stringent portable equipment. This paper presents a design 
which takes advantage of the frequency response of an intemally 
compensated op-amp to produce an integrator in a manner similar 
to that used in active-R filters [5 ] .  To achieve low power 
consumption, small chip area and large dynamic range, only one 
amplifier is used for the second-order filter and the lossy 
integrator is realized using a simple MOSFET-C circuit. 
Compared with traditional two integrator loop filter designs that 
use at least two op-amps, the new realisation requires only one op- 
amp. The filter is different from traditional single op-amp filters in 
that it is integrator based. It also differs from active-R filters since 
it uses the capacitor for the lossy integrator. The op-amp consists 
of only voltage buffers and current mirrors, thus simplifying the 
design and aiding integration. The primary aims in the design of 
the filter are summarised below: 
i) 
ii) 
Power consumption as low as possible. 
Design readily adaptable to integration: The design should 
have few or preferably no resistors; small capacitors, ideally 
grounded in order to minimise the effects of parasitics; and 
chip area should be kept to a minimum. 
iii) Total harmonic distortion below 1%. 
iv) Dynamic range greater than 60dB. 
v) Implementation in a CMOS process. 
vi) Tuneable cut-off frequency. 
The paper is laid out as follows; section 2 discusses filter 
structures; section 3 examines practical aspects of the design and 
presents the transistor level design; and simulation results are 
given in section 4 followed by conclusions in section 5 .  
2. FILTER STRUCTURE 
Figure 1 shows the structure of a commonly used second-order 
low pass filter [6]. The circuit is comprised of three elements; an 
integrator, a lossy integrator and a summing junction. If the circuit 
has unity feedback, the transfer characteristic of the filter can be 
derived as 
(1) 
== 1 -   %' 
V,(s) S17,T5, +s7, + I  + sw- + 
Q 
giving the quality factor 
Q = ( ~ ~ / 7 ~ ) " ~  (2) 
and the cut-off angular frequency 
a= 1/(TIT,)In (3) 
The DC gain of the filter is equal to one. From (3) it can be seen 
that variation of the cut-off frequency can be achieved by altering 
the value of the product 7172. However, in order to maintain the Q 
of the filter at a constant level r2 / r I  must remain a constant, i.e. 
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Figure 1. Second-order filter structure. 
T*/TI = k (4) 
This implies that the proportional adjustment must be the same for 
both time constants. It is also possible to have tuneable Q with 
fixed 00. This can be achieved by changing T~ and with the 
same amount but opposite direction. 
3. IMPLIMENTATION 
Inspection of Figure 1 shows that if a simple MOSFET-C stage is 
used as the lossy integrator only one active element is required to 
realise the ideal integrator and summer. The realisation of Figure 1 
uses an intemally compensated op-amp as the ideal integrator and 
the lossy integrator is synthesised with a simple RC circuit, as 
shown in Figure 2. Compared with traditional two integrator loop 
filter designs that use at least two op-amps, the new realisation 
requires only one op-amp. It should thus have reduced power 
consumption, reduced chip size and increased dynamic range. The 
filter in Figure 2 is different from traditional single op amp filters 
which use an op-amp embedded in a RC network and are not 
integrator based. It also differs from active-R filters since it uses 
the capacitor for the lossy integrator. The op-amp integrator has a 
differential input and its output impedance is low and not too 
dependent on frequency. In order to support a fully differential 
structure and also to minimise the distortion due to the MOSFET 
resistors [I] the op-amp must have two pairs of differential inputs 
and a pair of balanced output. 
3.1 A 4-input 2-output Op-amp 
Any op-amp is essentially a three stage amplifier: a differential 
input stage which is usually a transconductor; a transimpedance 
voltage amplification stage, with dominant pole compensation; 
and a buffer to lower the output impedance. The requirements of 
this particular design differ from a standard op-amp in two 
important ways: the input stage must be able to support the entire 
input voltage without clipping and the gain of the op-amp must be 
well controlled and tuneable with respect to frequency. The design 
chosen is shown in Figure 3. The structure is based on a number 
of interconnected current conveyors, each driving a resistance to 
control the transconductance of the input stage. In order to aid 
integration the design uses only two different circuit elements: 
voltage buffers and current mirrors as shown in Figure 4. Because 
of the square law nature of the transistors the buffers possess good 
linearity and a maximum output current four times the bias 
current, giving good efficiency. In order to improve the output 
impedance of the current mirrors the output is via cascode 
transistors M3 which are biased from analogue ground. If the 
output impedance of the current mirrors and the input impedance 
of the buffers are both sufficiently high, then the circuit will 
behave like an ideal integrator and have a transfer characteristic of 
Tds) = g&Ci ( 5 )  
where g,, is the transconductance of the input stage given by 
Figure 2. Second order op-amp MOSFET-C filter. 
where Ro is the output impedance of the buffers at the input. The 
output impedance of the buffers is desired to be as low as possible, 
as the presence of R,- limits the tuning range, especially at low 
values of RI. For this reason transistors M3 and M4 are chosen to 
be quite large. Simulation of this circuit shows R,-, to be close to 
3.5kc);. Equation (4) requires that the same degree of tuning is 
applied to both time constants, Le., RI = R2 and the output 
impedance of the op-amp should equal 2 b .  This is achieved by 
reducing the bias current at the outputs by a factor of four, making 
the transfer characteristic of the lossy RC integrator 
T~(s) = I/[sC,(RZ + 2%) + I] (7) 
The DC voltage at the output of the op-amp is controlled by a 
common mode feedback network in order to provide the balanced 
output necessary to drive the MOSFET resistors. Dimensions for 
transistors used are given in Table 1. 
3.2 Passive Components 
The tuning range of the MOSFET resistors is very poor with a 5V 
power supply, and also conflicts with linear range requirements. 
This can be increased by adding hrther transistors in parallel [3]. 
This technique is illustrated in Figure 5 .  Each MOSFET has its 
gate connected to either the tuning voltage, Vm,, or to ground 
effectively removing it from the circuit. This design uses two 
parallel MOSFETs to give two overlapping tuning ranges, 
however additional transistors may be added to further increase 
the tuning range if desired. In order to simplify the design and 
satisfy the conditions imposed in section 2 the resistors used have 
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Figure 3 .0~-amp structure. 
Figure 4. Components of op-amp circuit. (a) Buffer, (b) N-channel mirror, and (c) P-channel mirror. 
Table 1 .  Transistor dimensions and biis currents. 
IMI MZ  M3 (pm) (p m) (p m) 
5012 20/2 loOD 
I 
identical values for R, and R2. This leads to a convenient 4:1 ratio 
for C, and C2 to achieve a Buttenvorth response (Q = 1/42). 
Values chosen for this filter are 4pF and IpF respectively. Details 
of the resistors used are shown in Table 2, together with predicted 
cut-off frequencies. 
Figure 5 .  Scheme for extending tuning range of MOSFET 
resistors. 
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Table 2. Details of MOSFET resistors and predicted cut-off 
frequencies. 
I Transistor I Maximum I Minimum I fo(MHz) 1 
&A 
%s 
. .  
dimensions resistance (kQ) resistance (kn) 
2/2 39.2@V,. = 4V 19.2aV- = 5V 2.4 to 5.9 
3/2 22.5@V,, = 4V 8.2@Vw = 5V 4.1 to 8 
4. SIMULATION RESULTS 
VCI = V-, V a  = 0 
VCC = 0, V a  = V,, 
The filter was simulated using a 2pm CMOS process with k,, = 
0.81 12V. The frequency response of the filter is shown in Figure 6 
and details of cut-off frequencies are shown in Table 3. It can be 
observed that the upper cut-off frequencies match closely that 
predicted in section 3.3, although the lower cut-off frequencies are 
slightly higher that expected. It can also be seen that at lower bias 
voltages the DC gain drops by up to 2.4dB. Both these effects are 
due to the finite output impedance of the current mirrors limiting 
the open loop gain of the op-amp. It can be noted that the Q of the 
circuit is slightly higher than expected, due to excess phase in the 
integrator. Dynamic range was simulated using the definition of 
5 3 . 6 w 2 ,  16p = 21.05~ANz, VT, = 0.855V, and VT, = - 
range consumption 
3.4 to 6.2 >67dB 1.68mW 4 . 8 %  
5.0 to 8.0 >7OdB 1.68mW 4 . 3 %  
DR = 2010g[V,,/(V~~~)’”] (8) 
where V, is the input level where THD = 1% and (V2,i)”2 is the 
mean-square-root input noise integrated over the bandwidth of the 
circuit. Simulation results show the DR to be in excess of 67dB 
over the entire tuning range. As expected the DR falls as V, 
increases, due to increased linear range and reduced resistance in 
series with the input. Simulation also shows that power 
consumption of the filter is less than 1.7mW, which is very low 
for two pole filters. Distortion performance is shown in Figure 7 
as a function of V, for a IMHz 500mVpk,k differential input 
signal. Results are shown for both tuning ranges. A summary of 
simulated dynamic range, power consumption and distortion is 
given in Table 3. 
. . . . , , , . 
. . . , .  
14.- ..I.. -..y....--” 
Figure 6. Frequency response of filter (dB), showing the 
maximum extent of the tuning range. 
Table 3. Summary of filter performance. 
1 Tuningvoltage I 4(MHz) I Dynamic I Power I THD(%) I 
Figure 7. THD (%) as a function of V, for a IMHz SOOmVpk,k 
differential input signal. Series 1 : V C ~  = Vue; V C ~  = OV. Series 2 
: v,, = ov; v,, = v,,,. 
5. CONCLUSIONS 
Presented in this paper is a differential second order filter suitable 
for full integration in a standard CMOS process. The filter uses a 
structure based on MOSFET resistors and a single op-amp in 
order to reduce the complexity and power consumption of the 
circuit. The filter contains only grounded capacitors so as to 
minimise parasitic effects. Even order non-linearities are cancelled 
by the use of a fully differential structure. Power consumption for 
the circuit is less than 1.7mW. The filter cut-off frequency can be 
adjusted over one octave, and the high impedance tuning port 
eliminates the need for a low impedance tuning voltage. A 
technique is described which overcomes the inherently poor 
tuning range of the MOSFET resistors. 
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